

## The 2N3956 is a Low Noise, Low Drift, Monolithic Dual N-Channel JFET

The 2N3956 family are matched JFET pairs for differential amplifiers. The 2N3956 family of general purpose JFETs is characterized for low and medium frequency differential amplifiers requiring low offset voltage, drift, noise and capacitance

The 2N3956 family exhibits low capacitance - 6pF max and a spot noise figure of - 0.5dB max. The part offers a superior tracking ability.

The 8 Pin P-DIP and 8 Pin SOIC provide ease of manufacturing, and the symmetrical pinout prevents improper orientation.

(See Packaging Information).

### 2N3956 Applications:

- Wideband Differential Amps
- High Input Impedance Amplifiers

### FEATURES

LOW DRIFT	$ \Delta V_{GS1-2} / \Delta T  = 5\mu V/^{\circ}C$ max.
LOW LEAKAGE	$I_G = 20pA$ TYP.
LOW NOISE	$e_n = 10nV/\sqrt{Hz}$ TYP.

### ABSOLUTE MAXIMUM RATINGS @ 25°C (unless otherwise noted)

#### Maximum Temperatures

Storage Temperature	-65°C to +200°C
Operating Junction Temperature	+150°C

#### Maximum Voltage and Current for Each Transistor – Note 1

-V <sub>GSS</sub>	Gate Voltage to Drain or Source	60V
-V <sub>DSO</sub>	Drain to Source Voltage	60V
-I <sub>G(f)</sub>	Gate Forward Current	50mA

#### Maximum Power Dissipation

Device Dissipation @ Free Air – Total	400mW @ 25°C
---------------------------------------	--------------

### MATCHING CHARACTERISTICS @ 25°C UNLESS OTHERWISE NOTED

SYMBOL	CHARACTERISTICS	VALUE	UNITS	CONDITIONS
$ V_{GS1-2} / T $ max.	DRIFT VS. TEMPERATURE	50	$\mu V/^{\circ}C$	V <sub>DG</sub> =20V, I <sub>D</sub> =200 $\mu$ A T <sub>A</sub> =-55°C to +125°C
$ V_{GS1-2} $ max.	OFFSET VOLTAGE	15	mV	V <sub>DG</sub> =20V, I <sub>D</sub> =200 $\mu$ A

### ELECTRICAL CHARACTERISTICS @ 25°C (unless otherwise noted)


SYMBOL	CHARACTERISTICS	MIN.	TYP.	MAX.	UNITS	CONDITIONS
BV <sub>GSS</sub>	Breakdown Voltage	60	--	--	V	V <sub>DS</sub> = 0 I <sub>D</sub> =1 $\mu$ A
BV <sub>GGO</sub>	Gate-To-Gate Breakdown	60	--	--	V	I <sub>G</sub> = 1nA I <sub>D</sub> = 0 I <sub>S</sub> = 0
<b>TRANSCONDUCTANCE</b>						
Y <sub>FSS</sub>	Full Conduction	1000	2000	3000	$\mu$ mho	V <sub>DG</sub> = 20V V <sub>GS</sub> = 0V f = 1kHz
Y <sub>FS</sub>	Typical Operation	500	700	1000	$\mu$ mho	V <sub>DG</sub> = 20V I <sub>D</sub> = 200 $\mu$ A
$ Y_{FS1-2} / Y_{FS} $	Mismatch	--	0.6	3	%	
<b>DRAIN CURRENT</b>						
I <sub>DSS</sub>	Full Conduction	0.5	2	5	mA	V <sub>DG</sub> = 20V V <sub>GS</sub> = 0V
$ I_{DSS1-2} / I_{DSS} $	Mismatch at Full Conduction	--	1	5	%	
<b>GATE VOLTAGE</b>						
V <sub>GS(off)</sub> or V <sub>p</sub>	Pinchoff voltage	1	2	4.5	V	V <sub>DS</sub> = 20V I <sub>D</sub> = 1nA
V <sub>GS(on)</sub>	Operating Range	0.5	--	4	V	V <sub>DS</sub> =20V I <sub>D</sub> =200 $\mu$ A
<b>GATE CURRENT</b>						
-I <sub>G</sub>	Operating	--	20	50	pA	V <sub>DG</sub> = 20V I <sub>D</sub> = 200 $\mu$ A
-I <sub>G</sub>	High Temperature	--	--	50	nA	T <sub>A</sub> = +125°C
-I <sub>G</sub>	Reduced V <sub>DG</sub>	--	5	--	pA	V <sub>DG</sub> = 10V I <sub>D</sub> = 200 $\mu$ A
-I <sub>GSS</sub>	At Full Conduction	--	--	100	pA	V <sub>DG</sub> = 20V V <sub>DS</sub> = 0
<b>OUTPUT CONDUCTANCE</b>						
Y <sub>OSS</sub>	Full Conduction	--	--	5	$\mu$ mho	V <sub>DG</sub> = 20V V <sub>GS</sub> = 0V
Y <sub>OS</sub>	Operating	--	0.1	1	$\mu$ mho	V <sub>DG</sub> = 20V I <sub>D</sub> = 200 $\mu$ A
$ Y_{OS1-2} $	Differential	--	0.01	0.1	$\mu$ mho	
<b>COMMON MODE REJECTION</b>						
CMR	$-20 \log  V_{GS1-2} / V_{DS} $	--	100	--	dB	$\Delta V_{DS} = 10$ to 20V I <sub>D</sub> =200 $\mu$ A
CMR	$-20 \log  V_{GS1-2} / V_{DS} $	--	75	--	dB	$\Delta V_{DS} = 5$ to 10V I <sub>D</sub> =200 $\mu$ A
<b>NOISE</b>						
NF	Figure	--	--	0.5	dB	V <sub>DS</sub> = 20V V <sub>GS</sub> = 0V R <sub>G</sub> = 10M $\Omega$ f= 100Hz NBW= 6Hz
e <sub>n</sub>	Voltage	--	--	15	nV/ $\sqrt{Hz}$	V <sub>DS</sub> =20V I <sub>D</sub> =200 $\mu$ A f=10Hz NBW=1Hz
<b>CAPACITANCE</b>						
C <sub>ISS</sub>	Input	--	--	6	pF	V <sub>DS</sub> = 20V V <sub>GS</sub> = 0V f= 1MHz
C <sub>RSS</sub>	Reverse Transfer	--	--	2	pF	
C <sub>DD</sub>	Drain-to-Drain	--	0.1	--	pF	V <sub>DG</sub> = 20V I <sub>D</sub> = 200 $\mu$ A

Note 1 – These ratings are limiting values above which the serviceability of any semiconductor may be impaired

### Available Packages:

2N3956 in PDIP / SOIC  
2N3956 available as bare die  
Please contact [Micross](http://www.micross.com) for full package and die dimensions

PDIP / SOIC (Top View)



Micross Components Europe



Tel: +44 1603 788967

Email: [chipcomponents@micross.com](mailto:chipcomponents@micross.com)

Web: <http://www.micross.com/distribution>